riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Do not perform width-checks for DSP48E1 which is much more complicated

This commit is contained in:
Eddie Hung 2019-09-19 14:50:11 -07:00
parent 517ca49963
commit 64a72ed51e
1 changed files with 0 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
passes/pmgen/xilinx_dsp.pmg
View File

@ -278,17 +278,6 @@ endmatch
code sigC sigP
if (postAdd) {
sigC = port(postAdd, postAddAB == \A ? \B : \A);
// TODO for DSP48E1, which will have sign extended inputs/outputs
//int natural_mul_width = GetSize(port(dsp, \A)) + GetSize(port(dsp, \B));
//int actual_mul_width = GetSize(sigP);
//int actual_acc_width = GetSize(sigC);
//if ((actual_acc_width > actual_mul_width) && (natural_mul_width > actual_mul_width))
// reject;
//if ((actual_acc_width != actual_mul_width) && (param(dsp, \A_SIGNED).as_bool() != param(postAdd, \A_SIGNED).as_bool()))
// reject;
sigP = port(postAdd, \Y);
}
endcode