riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Improved inout handling in equiv_make

This commit is contained in:
Clifford Wolf 2015-10-21 15:42:50 +02:00
parent bbcbf739e6
commit 6416dfee93
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
passes/equiv/equiv_make.cc
View File

@ -280,7 +280,7 @@ struct EquivMakeWorker
for (auto c : cells_list)
for (auto &conn : c->connections())
if (ct.cell_input(c->type, conn.first)) {
if (!ct.cell_output(c->type, conn.first)) {
SigSpec old_sig = assign_map(conn.second);
SigSpec new_sig = rd_signal_map(old_sig);
if (old_sig != new_sig) {