riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

memory_share: Don't skip ports with EN wired to input for SAT sharing. 

Fixes #2912.
This commit is contained in:
Marcelina Kościelnicka 2021-08-04 03:33:41 +02:00
parent d8b0c3277f
commit 63f9e0544f
1 changed files with 1 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
passes/memory/memory_share.cc
View File

@ -288,8 +288,7 @@ struct MemoryShareWorker
for (auto bit : bits) for (auto bit : bits)
if (bit == RTLIL::State::S1) if (bit == RTLIL::State::S1)
goto port_is_always_active; goto port_is_always_active;
if (modwalker.has_drivers(bits)) eligible_ports.insert(i);
eligible_ports.insert(i);
port_is_always_active:; port_is_always_active:;
} }
@ -310,7 +309,6 @@ struct MemoryShareWorker
if (checked_ports.count(i)) if (checked_ports.count(i))
continue; continue;
std::vector<int> group; std::vector<int> group;
group.push_back(i); group.push_back(i);