riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

opt_expr: add failing $xnor test

This commit is contained in:
Eddie Hung 2020-03-20 14:38:50 -07:00
parent 317c18fc6f
commit 6274f0b075
1 changed files with 13 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
tests/opt/opt_expr_xor.ys
View File

@ -14,7 +14,7 @@ equiv_opt opt_expr
design -load postopt design -load postopt
select -assert-none t:$xor select -assert-none t:$xor
select -assert-none t:$xnor select -assert-none t:$xnor
select -assert-count 2 t:$_NOT_ select -assert-count 2 t:$not
design -load read design -load read
@ -38,3 +38,15 @@ equiv_opt opt_expr
design -load postopt design -load postopt
select -assert-none t:$_XNOR_ # NB: simplemap does $xnor -> $_XOR_+$_NOT_ select -assert-none t:$_XNOR_ # NB: simplemap does $xnor -> $_XOR_+$_NOT_
select -assert-count 1 t:$_NOT_ select -assert-count 1 t:$_NOT_
design -reset
read_verilog <<EOT
module top(input a, output [1:0] w, x, y, z);
assign w = a^1'b0;
assign x = a^1'b1;
assign y = a~^1'b0;
assign z = a~^1'b1;
endmodule
EOT
equiv_opt opt_expr