riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

printattrs: Add test.

This commit is contained in:
Alberto Gonzalez 2020-05-27 07:58:10 +00:00
parent e50e4ee285
commit 6228b10c9f
No known key found for this signature in database
GPG Key ID: 8395A8BA109708B2
1 changed files with 14 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
tests/various/printattr.ys Normal file
View File

@ -0,0 +1,14 @@
logger -expect log ".*cells_not_processed=[01]* .*" 1
logger -expect log ".*src=.<<EOT:1\.1-9\.10. .*" 1
read_verilog <<EOT
module mux2(a, b, s, y);
input a, b, s;
output y;
wire s_n = ~s;
wire t0 = s & a;
wire t1 = s_n & b;
assign y = t0 | t1;
endmodule
EOT
printattrs