riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

hotfix for ModInfo

This commit is contained in:
Clifford Wolf 2014-12-31 03:55:13 +01:00
parent 6fef4b82a2
commit 60f16e17af
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
kernel/modtools.h
View File

@ -70,7 +70,7 @@ struct ModIndex : public RTLIL::Monitor
SigMap sigmap; SigMap sigmap;
RTLIL::Module *module; RTLIL::Module *module;
dict<RTLIL::SigBit, SigBitInfo> database; std::map<RTLIL::SigBit, SigBitInfo> database;
bool auto_reload_module; bool auto_reload_module;
void port_add(RTLIL::Cell *cell, RTLIL::IdString port, const RTLIL::SigSpec &sig) void port_add(RTLIL::Cell *cell, RTLIL::IdString port, const RTLIL::SigSpec &sig)