riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

pass jny: ensured the cell collection is cleared between modules

This commit is contained in:
Aki Van Ness 2022-03-10 11:05:04 -05:00 committed by N. Engelhardt
parent 5a016713cc
commit 6053856f91
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
backends/jny/jny.cc
View File

@ -88,6 +88,7 @@ struct JnyWriter
// it'll have to do for now, // it'll have to do for now,
void coalesce_cells(Module* mod) void coalesce_cells(Module* mod)
{ {
_cells.clear();
for (auto cell : mod->cells()) { for (auto cell : mod->cells()) {
const auto cell_type = escape_string(RTLIL::unescape_id(cell->type)); const auto cell_type = escape_string(RTLIL::unescape_id(cell->type));