riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

remove buffers in opt_clean

This commit is contained in:
Clifford Wolf 2014-10-03 10:04:15 +02:00
parent 7019bc00e4
commit 600c6cb013
1 changed files with 13 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
passes/opt/opt_clean.cc
View File

@ -293,6 +293,19 @@ void rmunused_module(RTLIL::Module *module, bool purge_mode, bool verbose)
if (verbose)
log("Finding unused cells or wires in module %s..\n", module->name.c_str());
std::vector<RTLIL::Cell*> delcells;
for (auto cell : module->cells())
if (cell->type == "$pos") {
bool is_signed = cell->getParam("\\A_SIGNED").as_bool();
RTLIL::SigSpec a = cell->getPort("\\A");
RTLIL::SigSpec y = cell->getPort("\\Y");
a.extend_u0(SIZE(y), is_signed);
module->connect(y, a);
delcells.push_back(cell);
}
for (auto cell : delcells)
module->remove(cell);
rmunused_module_cells(module, verbose);
rmunused_module_signals(module, purge_mode, verbose);
}