riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed minor typo in "sim" help message

This commit is contained in:
acw1251 2018-09-12 18:33:27 -04:00
parent 51f1bbeeb0
commit 5fe16c25b8
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
passes/sat/sim.cc
View File

@ -778,7 +778,7 @@ struct SimPass : public Pass {
log(" number of cycles to simulate (default: 20)\n"); log(" number of cycles to simulate (default: 20)\n");
log("\n"); log("\n");
log(" -a\n"); log(" -a\n");
log(" include all nets in VCD output, nut just those with public names\n"); log(" include all nets in VCD output, not just those with public names\n");
log("\n"); log("\n");
log(" -w\n"); log(" -w\n");
log(" writeback mode: use final simulation state as new init state\n"); log(" writeback mode: use final simulation state as new init state\n");