riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Add inout ports to cells_xtra.v 

Signed-off-by: Clifford Wolf <clifford@clifford.at>
This commit is contained in:
Clifford Wolf 2018-10-04 11:30:55 +02:00
parent bed6c26a6e
commit 5f1fea08d5
2 changed files with 14 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
techlibs/xilinx/cells_xtra.sh
View File

@ -1,13 +1,13 @@
#!/bin/bash #!/bin/bash
set -e set -e
libdir="/opt/Xilinx/Vivado/2015.4/data/verilog/src" libdir="/opt/Xilinx/Vivado/2018.1/data/verilog/src"
function xtract_cell_decl() function xtract_cell_decl()
{ {
for dir in $libdir/xeclib $libdir/retarget; do for dir in $libdir/xeclib $libdir/retarget; do
[ -f $dir/$1.v ] || continue [ -f $dir/$1.v ] || continue
egrep '^\s*((end)?module|parameter|input|output|(end)?function|(end)?task)' $dir/$1.v | egrep '^\s*((end)?module|parameter|input|inout|output|(end)?function|(end)?task)' $dir/$1.v |
sed -re '/UNPLACED/ d; /^\s*function/,/endfunction/ d; /^\s*task/,/endtask/ d; sed -re '/UNPLACED/ d; /^\s*function/,/endfunction/ d; /^\s*task/,/endtask/ d;
s,//.*,,; s/#?\(.*/(...);/; s/^(input|output|parameter)/ \1/; s,//.*,,; s/#?\(.*/(...);/; s/^(input|output|parameter)/ \1/;
s/\s+$//; s/,$/;/; /input|output|parameter/ s/[^;]$/&;/; s/\s+/ /g; s/\s+$//; s/,$/;/; /input|output|parameter/ s/[^;]$/&;/; s/\s+/ /g;

12
techlibs/xilinx/cells_xtra.v
View File

@ -2237,6 +2237,7 @@ module IOBUF_DCIEN (...);
parameter SLEW = "SLOW"; parameter SLEW = "SLOW";
parameter USE_IBUFDISABLE = "TRUE"; parameter USE_IBUFDISABLE = "TRUE";
output O; output O;
inout IO;
input DCITERMDISABLE; input DCITERMDISABLE;
input I; input I;
input IBUFDISABLE; input IBUFDISABLE;
@ -2251,6 +2252,7 @@ module IOBUF_INTERMDISABLE (...);
parameter SLEW = "SLOW"; parameter SLEW = "SLOW";
parameter USE_IBUFDISABLE = "TRUE"; parameter USE_IBUFDISABLE = "TRUE";
output O; output O;
inout IO;
input I; input I;
input IBUFDISABLE; input IBUFDISABLE;
input INTERMDISABLE; input INTERMDISABLE;
@ -2264,6 +2266,7 @@ module IOBUFDS (...);
parameter IOSTANDARD = "DEFAULT"; parameter IOSTANDARD = "DEFAULT";
parameter SLEW = "SLOW"; parameter SLEW = "SLOW";
output O; output O;
inout IO, IOB;
input I, T; input I, T;
endmodule endmodule
@ -2276,6 +2279,8 @@ module IOBUFDS_DCIEN (...);
parameter SLEW = "SLOW"; parameter SLEW = "SLOW";
parameter USE_IBUFDISABLE = "TRUE"; parameter USE_IBUFDISABLE = "TRUE";
output O; output O;
inout IO;
inout IOB;
input DCITERMDISABLE; input DCITERMDISABLE;
input I; input I;
input IBUFDISABLE; input IBUFDISABLE;
@ -2289,6 +2294,8 @@ module IOBUFDS_DIFF_OUT (...);
parameter IOSTANDARD = "DEFAULT"; parameter IOSTANDARD = "DEFAULT";
output O; output O;
output OB; output OB;
inout IO;
inout IOB;
input I; input I;
input TM; input TM;
input TS; input TS;
@ -2303,6 +2310,8 @@ module IOBUFDS_DIFF_OUT_DCIEN (...);
parameter USE_IBUFDISABLE = "TRUE"; parameter USE_IBUFDISABLE = "TRUE";
output O; output O;
output OB; output OB;
inout IO;
inout IOB;
input DCITERMDISABLE; input DCITERMDISABLE;
input I; input I;
input IBUFDISABLE; input IBUFDISABLE;
@ -2319,6 +2328,8 @@ module IOBUFDS_DIFF_OUT_INTERMDISABLE (...);
parameter USE_IBUFDISABLE = "TRUE"; parameter USE_IBUFDISABLE = "TRUE";
output O; output O;
output OB; output OB;
inout IO;
inout IOB;
input I; input I;
input IBUFDISABLE; input IBUFDISABLE;
input INTERMDISABLE; input INTERMDISABLE;
@ -2382,6 +2393,7 @@ module ISERDESE2 (...);
endmodule endmodule
module KEEPER (...); module KEEPER (...);
inout O;
endmodule endmodule
module LDCE (...); module LDCE (...);