riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Correctly convert constants to RTLIL (fixed undef handling)

This commit is contained in:
Clifford Wolf 2014-02-15 15:42:10 +01:00
parent 30379ea20d
commit 5e39e6ece2
1 changed files with 1 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
frontends/ast/genrtlil.cc
View File

@ -905,18 +905,8 @@ RTLIL::SigSpec AstNode::genRTLIL(int width_hint, bool sign_hint)
if (width_hint < 0)
detectSignWidth(width_hint, sign_hint);
RTLIL::SigChunk chunk;
chunk.wire = NULL;
chunk.data.bits = bits;
chunk.width = bits.size();
chunk.offset = 0;
RTLIL::SigSpec sig;
sig.chunks.push_back(chunk);
sig.width = chunk.width;
is_signed = sign_hint;
return sig;
return RTLIL::SigSpec(bitsAsConst(width_hint, sign_hint));
}
// simply return the corresponding RTLIL::SigSpec for an AST_IDENTIFIER node