riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Add blackboxes

This commit is contained in:
Miodrag Milanovic 2024-03-01 12:07:20 +01:00
parent 8374f0336d
commit 5d898ab223
3 changed files with 33107 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
techlibs/nanoxplore/Makefile.inc
View File

@ -3,5 +3,6 @@ OBJS += techlibs/nanoxplore/synth_nanoxplore.o
# Techmap
$(eval $(call add_share_file,share/nanoxplore,techlibs/nanoxplore/arith_map.v))
$(eval $(call add_share_file,share/nanoxplore,techlibs/nanoxplore/cells_bb.v))
$(eval $(call add_share_file,share/nanoxplore,techlibs/nanoxplore/cells_map.v))
$(eval $(call add_share_file,share/nanoxplore,techlibs/nanoxplore/cells_sim.v))

33105
techlibs/nanoxplore/cells_bb.v Normal file
View File

File diff suppressed because it is too large Load Diff

2
techlibs/nanoxplore/synth_nanoxplore.cc
View File

@ -160,7 +160,7 @@ struct SynthNanoXplorePass : public ScriptPass
{
if (check_label("begin"))
{
run("read_verilog -lib -specify +/nanoxplore/cells_sim.v");
run("read_verilog -lib -specify +/nanoxplore/cells_sim.v +/nanoxplore/cells_bb.v");
run(stringf("hierarchy -check %s", help_mode ? "-top <top>" : top_opt.c_str()));
}