riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Added wire start_offset and upto handling BLIF back-end

This commit is contained in:
Clifford Wolf 2016-11-23 13:49:25 +01:00
parent e444e59963
commit 5c2c78e2dd
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
backends/blif/blif.cc
View File

@ -112,7 +112,7 @@ struct BlifDumper
str[i] = '?';
if (sig.wire->width != 1)
str += stringf("[%d]", sig.offset);
str += stringf("[%d]", sig.wire->upto ? sig.wire->start_offset+sig.wire->width-sig.offset-1 : sig.wire->start_offset+sig.offset);
cstr_buf.push_back(str);
return cstr_buf.back().c_str();