riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

opt_clean: improve warning message

This commit is contained in:
Eddie Hung 2020-05-14 00:59:38 -07:00
parent aa4a69f89b
commit 5be4b00a0d
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
passes/opt/opt_clean.cc
View File

@ -473,7 +473,7 @@ bool rmunused_module_init(RTLIL::Module *module, bool verbose)
goto next_wire;
if (mapped_wire_bit != init[i]) {
log_warning("Initial value conflict for wire '%s' and value '%s'.\n", log_signal(wire_bit), log_signal(mapped_wire_bit));
log_warning("Initial value conflict for %s resolving to %s but with init %s.\n", log_signal(wire_bit), log_signal(mapped_wire_bit), log_signal(init[i]));
goto next_wire;
}
}

2
tests/opt/opt_clean_init.ys
View File

@ -1,4 +1,4 @@
logger -expect warning "Initial value conflict for wire '\\y' and value '1'0'" 1
logger -expect warning "Initial value conflict for \\y resolving to 1'0 but with init 1'1" 1
logger -expect-no-warnings
read_verilog <<EOT
module top;