riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

nullptr check

This commit is contained in:
Eddie Hung 2019-06-24 23:37:01 -07:00
parent 158325956e
commit 5b89553a1f
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
passes/techmap/abc9.cc
View File

@ -124,6 +124,7 @@ void handle_loops(RTLIL::Design *design)
RTLIL::SigSpec sig; RTLIL::SigSpec sig;
for (auto b : it->second) { for (auto b : it->second) {
Wire *w = b.wire; Wire *w = b.wire;
if (!w) continue;
if (w->port_output) { if (w->port_output) {
log_assert(w->get_bool_attribute("\\abc_scc_break")); log_assert(w->get_bool_attribute("\\abc_scc_break"));
w = module->wire(stringf("%s.abci", w->name.c_str())); w = module->wire(stringf("%s.abci", w->name.c_str()));