riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Resolve @cliffordwolf comment on sigmap

This commit is contained in:
Eddie Hung 2019-06-07 11:36:19 -07:00
parent 0f6e914ef6
commit 5ab59cd59e
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
passes/opt/muxpack.cc
View File

@ -94,9 +94,9 @@ struct MuxpackWorker
{ {
log_debug("Considering %s (%s)\n", log_id(cell), log_id(cell->type)); log_debug("Considering %s (%s)\n", log_id(cell), log_id(cell->type));
SigSpec a_sig = cell->getPort("\\A"); SigSpec a_sig = sigmap(cell->getPort("\\A"));
if (cell->type == "$mux") { if (cell->type == "$mux") {
SigSpec b_sig = cell->getPort("\\B"); SigSpec b_sig = sigmap(cell->getPort("\\B"));
if (sig_chain_prev.count(a_sig) + sig_chain_prev.count(b_sig) != 1) if (sig_chain_prev.count(a_sig) + sig_chain_prev.count(b_sig) != 1)
goto start_cell; goto start_cell;