riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

write_xaiger: create holes_sigmap before modifications

This commit is contained in:
Eddie Hung 2020-01-11 17:25:32 -08:00
parent 04a2eb8204
commit 58ab9f6021
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
backends/aiger/xaiger.cc
View File

@ -771,6 +771,8 @@ struct XAigerWriter
// created a new $paramod ...
Pass::call_on_module(holes_module->design, holes_module, "flatten -wb; techmap; aigmap");
SigMap holes_sigmap(holes_module);
dict<SigSpec, SigSpec> replace;
for (auto it = holes_module->cells_.begin(); it != holes_module->cells_.end(); ) {
auto cell = it->second;
@ -808,7 +810,6 @@ struct XAigerWriter
++it;
}
SigMap holes_sigmap(holes_module);
for (auto &conn : holes_module->connections_) {
auto it = replace.find(sigmap(conn.second));
if (it != replace.end())