riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Add abc_arrival to SRL*

This commit is contained in:
Eddie Hung 2019-08-21 11:27:42 -07:00
parent 8182cb9d91
commit 584c680691
1 changed files with 5 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
techlibs/xilinx/cells_sim.v
View File

@ -355,7 +355,8 @@ module RAM128X1D (
endmodule endmodule
module SRL16E ( module SRL16E (
output Q, // Max delay from: https://github.com/SymbiFlow/prjxray-db/blob/34ea6eb08a63d21ec16264ad37a0a7b142ff6031/artix7/timings/CLBLM_R.sdf#L904-L905
(* abc_arrival=1472 *) output Q,
input A0, A1, A2, A3, CE, CLK, D input A0, A1, A2, A3, CE, CLK, D
); );
parameter [15:0] INIT = 16'h0000; parameter [15:0] INIT = 16'h0000;
@ -373,8 +374,9 @@ module SRL16E (
endmodule endmodule
module SRLC32E ( module SRLC32E (
output Q, // Max delay from: https://github.com/SymbiFlow/prjxray-db/blob/34ea6eb08a63d21ec16264ad37a0a7b142ff6031/artix7/timings/CLBLM_R.sdf#L904-L905
output Q31, (* abc_arrival=1472 *) output Q,
(* abc_arrival=1114 *) output Q31,
input [4:0] A, input [4:0] A,
input CE, CLK, D input CE, CLK, D
); );