riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #4448 from georgerennie/shiftadd_gating 

peepopt shiftadd: Only match for sufficiently small constant widths
This commit is contained in:
Emil J 2024-11-20 13:34:09 +01:00 committed by GitHub
parent da8c8b4fd0 41aaaa153e
commit 56b80bdd22
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 5 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
passes/pmgen/peepopt_shiftadd.pmg
View File

@ -53,6 +53,11 @@ match add
select port(add, constport).is_fully_const() select port(add, constport).is_fully_const()
define <IdString> varport (constport == \A ? \B : \A) define <IdString> varport (constport == \A ? \B : \A)
// only optimize for constants up to a fixed width. this prevents cases
// with a blowup in internal term size and prevents larger constants being
// casted to int incorrectly
select (GetSize(port(add, constport)) <= 24)
// if a value of var is able to wrap the output, the transformation might give wrong results // if a value of var is able to wrap the output, the transformation might give wrong results
// an addition/substraction can at most flip one more bit than the largest operand (the carry bit) // an addition/substraction can at most flip one more bit than the largest operand (the carry bit)
// as long as the output can show this bit, no wrap should occur (assuming all signed-ness make sense) // as long as the output can show this bit, no wrap should occur (assuming all signed-ness make sense)