riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

removed debug output

This commit is contained in:
Benedikt Tutzer 2018-07-09 16:02:10 +02:00
parent da8083dbd0
commit 55df7fff19
1 changed files with 0 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
kernel/rtlil.cc
View File

@ -642,7 +642,6 @@ RTLIL::Module::Module()
refcount_cells_ = 0;
#ifdef WITH_PYTHON
std::cout << "inserting module with name " << this->name.c_str() << "\n";
RTLIL::Module::get_all_modules()->insert(std::pair<unsigned int, RTLIL::Module*>(hashidx_, this));
#endif
}