riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Opt

This commit is contained in:
Eddie Hung 2019-03-21 10:20:27 -07:00
parent 2b911e270b
commit 5597270b9e
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
passes/techmap/shregmap.cc
View File

@ -102,7 +102,7 @@ struct ShregmapTechXilinx7 : ShregmapTech
virtual void init(const Module* module, const SigMap &sigmap) override virtual void init(const Module* module, const SigMap &sigmap) override
{ {
for (auto i : module->cells_) { for (const auto &i : module->cells_) {
auto cell = i.second; auto cell = i.second;
if (cell->type != "$shiftx") continue; if (cell->type != "$shiftx") continue;
if (cell->getParam("\\Y_WIDTH") != 1) continue; if (cell->getParam("\\Y_WIDTH") != 1) continue;