riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #3953 from georgerennie/bug_3769 

write_smt2: Check for constant bool after fully resolving signal
This commit is contained in:
Jannis Harder 2024-11-11 16:23:35 +01:00 committed by GitHub
parent 014cb531aa f6f85f475b
commit 558b2f9ae9
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 5 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
backends/smt2/smt2.cc
View File

@ -329,13 +329,14 @@ struct Smt2Worker
{ {
sigmap.apply(bit); sigmap.apply(bit);
if (bit_driver.count(bit)) {
export_cell(bit_driver.at(bit));
sigmap.apply(bit);
}
if (bit.wire == nullptr) if (bit.wire == nullptr)
return bit == RTLIL::State::S1 ? "true" : "false"; return bit == RTLIL::State::S1 ? "true" : "false";
if (bit_driver.count(bit))
export_cell(bit_driver.at(bit));
sigmap.apply(bit);
if (fcache.count(bit) == 0) { if (fcache.count(bit) == 0) {
if (verbose) log("%*s-> external bool: %s\n", 2+2*GetSize(recursive_cells), "", if (verbose) log("%*s-> external bool: %s\n", 2+2*GetSize(recursive_cells), "",
log_signal(bit)); log_signal(bit));