riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

resetall does not affect text defines, but undefineall does

This commit is contained in:
Miodrag Milanovic 2022-08-10 11:38:50 +02:00
parent 51f67e55f2
commit 545a3417c8
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
frontends/verilog/preproc.cc
View File

@ -961,6 +961,10 @@ frontend_verilog_preproc(std::istream &f,
}
if (tok == "`resetall") {
continue;
}
if (tok == "`undefineall" && sv_mode) {
defines.clear();
global_defines_cache.clear();
continue;