riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed at_zero evaluation of dynamic ranges

This commit is contained in:
Clifford Wolf 2013-11-07 11:25:19 +01:00
parent f050c40519
commit 536621a98b
1 changed files with 2 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
frontends/ast/simplify.cc
View File

@ -965,13 +965,8 @@ skip_dynamic_range_lvalue_expansion:;
if (children.size() == 0) if (children.size() == 0)
newNode = current_scope[str]->children[0]->clone(); newNode = current_scope[str]->children[0]->clone();
} }
else if (at_zero && current_module->wires.count(str) > 0) { else if (at_zero && current_scope.count(str) > 0 && (current_scope[str]->type == AST_WIRE || current_scope[str]->type == AST_AUTOWIRE)) {
assert(current_scope.count(str) > 0 && (current_scope[str]->type == AST_WIRE || current_scope[str]->type == AST_AUTOWIRE)); newNode = mkconst_int(0, sign_hint, width_hint);
if (children.size() != 0 && children[0]->type == AST_RANGE && children[0]->range_valid)
newNode = mkconst_int(0, false, children[0]->range_left - children[0]->range_right + 1);
else
if (children.size() == 0)
newNode = mkconst_int(0, current_scope[str]->is_signed, current_module->wires[str]->width);
} }
break; break;
case AST_BIT_NOT: case AST_BIT_NOT: