riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

quicklogic: Drop `blackbox` off `adder_carry`

This commit is contained in:
Martin Povišer 2023-11-27 14:21:59 +01:00
parent 554d8caef7
commit 532aca28ab
1 changed files with 0 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
techlibs/quicklogic/qlf_k6n10f/cells_sim.v
View File

@ -121,7 +121,6 @@ module sh_dff(
endmodule endmodule
(* abc9_box, lib_whitebox *) (* abc9_box, lib_whitebox *)
(* blackbox *)
(* keep *) (* keep *)
module adder_carry( module adder_carry(
output wire sumout, output wire sumout,