riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Don't write a 17th memory bit in ice40/cells_sim (by Larry Doolittle)

This commit is contained in:
Clifford Wolf 2015-07-27 22:44:01 +02:00
parent 4d0ba9b3b2
commit 516e8828f2
1 changed files with 0 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
techlibs/ice40/cells_sim.v
View File

@ -460,7 +460,6 @@ module SB_RAM40_4K (
if (!WMASK_I[13]) memory[WADDR[7:0]][13] <= WDATA_I[13];
if (!WMASK_I[14]) memory[WADDR[7:0]][14] <= WDATA_I[14];
if (!WMASK_I[15]) memory[WADDR[7:0]][15] <= WDATA_I[15];
if (!WMASK_I[16]) memory[WADDR[7:0]][16] <= WDATA_I[16];
end
end