riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Forgot one

This commit is contained in:
Eddie Hung 2019-08-23 11:23:50 -07:00
parent a270af00cc
commit 509c353fe9
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
techlibs/xilinx/cells_sim.v
View File

@ -325,7 +325,8 @@ module RAM64X1D (
(* abc_scc_break *) (* abc_scc_break *)
input D, input D,
input WCLK, input WCLK,
(* abc_scc_break *) input WE, (* abc_scc_break *)
input WE,
input A0, A1, A2, A3, A4, A5, input A0, A1, A2, A3, A4, A5,
input DPRA0, DPRA1, DPRA2, DPRA3, DPRA4, DPRA5 input DPRA0, DPRA1, DPRA2, DPRA3, DPRA4, DPRA5
); );