riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

MSVC does not understand __builtin_unreachable

This commit is contained in:
Anonymous Maarten 2020-06-17 13:52:45 +02:00
parent 35008e6d40
commit 504f220619
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
frontends/verilog/preproc.cc
View File

@ -591,7 +591,7 @@ read_define_args()
default:
// The only FSM states are 0-2 and we dealt with 2 at the start of the loop.
__builtin_unreachable();
log_assert(false);
}
}