riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

shift register inference before mux

This commit is contained in:
Eddie Hung 2019-05-22 02:36:28 -07:00
parent 9b1078b9bd
commit 4f44e3399b
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
techlibs/xilinx/synth_xilinx.cc
View File

@ -266,9 +266,6 @@ struct SynthXilinxPass : public ScriptPass
else if (!nocarry || help_mode)
run("techmap -map +/xilinx/arith_map.v", "(skip if '-nocarry')");
if (!nomux || help_mode)
run("techmap -map +/xilinx/cells_map.v");
if (!nosrl || help_mode) {
// shregmap operates on bit-level flops, not word-level,
// so break those down here
@ -277,6 +274,9 @@ struct SynthXilinxPass : public ScriptPass
run("shregmap -tech xilinx -minlen 3", "(skip if '-nosrl')");
}
if (!nomux || help_mode)
run("techmap -map +/xilinx/cells_map.v");
run("techmap");
run("opt -fast");
}