mirror of https://github.com/YosysHQ/yosys.git
shift register inference before mux
This commit is contained in:
parent
9b1078b9bd
commit
4f44e3399b
|
@ -266,9 +266,6 @@ struct SynthXilinxPass : public ScriptPass
|
|||
else if (!nocarry || help_mode)
|
||||
run("techmap -map +/xilinx/arith_map.v", "(skip if '-nocarry')");
|
||||
|
||||
if (!nomux || help_mode)
|
||||
run("techmap -map +/xilinx/cells_map.v");
|
||||
|
||||
if (!nosrl || help_mode) {
|
||||
// shregmap operates on bit-level flops, not word-level,
|
||||
// so break those down here
|
||||
|
@ -277,6 +274,9 @@ struct SynthXilinxPass : public ScriptPass
|
|||
run("shregmap -tech xilinx -minlen 3", "(skip if '-nosrl')");
|
||||
}
|
||||
|
||||
if (!nomux || help_mode)
|
||||
run("techmap -map +/xilinx/cells_map.v");
|
||||
|
||||
run("techmap");
|
||||
run("opt -fast");
|
||||
}
|
||||
|
|
Loading…
Reference in New Issue