riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

verific: Use CellBaseName to identify top modules

This commit is contained in:
Jannis Harder 2023-10-10 11:41:33 +02:00
parent 3e22791810
commit 4ed708836a
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
frontends/verific/verific.cc
View File

@ -2573,7 +2573,7 @@ std::string verific_import(Design *design, const std::map<std::string,std::strin
continue; continue;
nl->AddAtt(new Att(" \\top", NULL)); nl->AddAtt(new Att(" \\top", NULL));
nl_todo.emplace(nl->CellBaseName(), nl); nl_todo.emplace(nl->CellBaseName(), nl);
cell_name = nl->Owner()->Name(); cell_name = nl->CellBaseName();
} }
if (top.empty()) cell_name = top; if (top.empty()) cell_name = top;
@ -2595,7 +2595,7 @@ std::string verific_import(Design *design, const std::map<std::string,std::strin
if (nl_done.count(it->first) == 0) { if (nl_done.count(it->first) == 0) {
VerificImporter importer(false, false, false, false, false, false, false); VerificImporter importer(false, false, false, false, false, false, false);
nl_done[it->first] = it->second; nl_done[it->first] = it->second;
importer.import_netlist(design, nl, nl_todo, nl->Owner()->Name() == cell_name); importer.import_netlist(design, nl, nl_todo, nl->CellBaseName() == cell_name);
} }
nl_todo.erase(it); nl_todo.erase(it);
} }
@ -3801,7 +3801,7 @@ struct VerificPass : public Pass {
VerificImporter importer(mode_gates, mode_keep, mode_nosva, VerificImporter importer(mode_gates, mode_keep, mode_nosva,
mode_names, mode_verific, mode_autocover, mode_fullinit); mode_names, mode_verific, mode_autocover, mode_fullinit);
nl_done[it->first] = it->second; nl_done[it->first] = it->second;
importer.import_netlist(design, nl, nl_todo, top_mod_names.count(nl->Owner()->Name())); importer.import_netlist(design, nl, nl_todo, top_mod_names.count(nl->CellBaseName()));
} }
nl_todo.erase(it); nl_todo.erase(it);
} }