riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Update LUT delays

This commit is contained in:
Eddie Hung 2019-04-10 08:49:39 -07:00
parent 3e368593eb
commit 4dac9818bd
1 changed files with 8 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

19
techlibs/xilinx/cells.lut
View File

@ -1,15 +1,12 @@
# Max delays from https://pastebin.com/v2hrcksd
# from https://github.com/SymbiFlow/prjxray/pull/706#issuecomment-479380321
# Since LUT delays are pushed onto the fabric as routing delays,
# assume each input costs +100ps
# K area delay
1 11 224
2 12 224 324
3 13 224 324 424
4 14 224 324 424 524
5 15 224 324 424 524 624
6 20 224 324 424 524 624 724
7 40 224 324 424 524 624 724 1020
8 80 224 324 424 524 624 724 1020 1293
1 11 624
2 12 624
3 13 624
4 14 624
5 15 624
6 20 724
7 40 1020
8 80 1293