riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Review comment from @cliffordwolf

This commit is contained in:
Eddie Hung 2019-08-23 10:03:41 -07:00
parent 6872805a3e
commit 4d89c3f468
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
passes/techmap/clkbufmap.cc
View File

@ -112,7 +112,8 @@ struct ClkbufmapPass : public Pass {
for (auto module : modules_sorted) for (auto module : modules_sorted)
{ {
if (module->get_blackbox_attribute()) { if (module->get_blackbox_attribute()) {
for (auto wire : module->wires()) { for (auto port : module->ports) {
auto wire = module->wire(port);
if (wire->get_bool_attribute("\\clkbuf_driver")) if (wire->get_bool_attribute("\\clkbuf_driver"))
for (int i = 0; i < GetSize(wire); i++) for (int i = 0; i < GetSize(wire); i++)
buf_ports.insert(make_pair(module->name, make_pair(wire->name, i))); buf_ports.insert(make_pair(module->name, make_pair(wire->name, i)));