riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Code review fixes

This commit is contained in:
Eddie Hung 2020-03-30 08:22:12 -07:00
parent f64d59d824
commit 4d897975a8
2 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
passes/memory/memory_share.cc
View File

@ -670,13 +670,13 @@ struct MemoryShareWorker
void operator()(RTLIL::Module* module)
{
std::map<std::string, std::pair<std::vector<RTLIL::Cell*>, std::vector<RTLIL::Cell*>>> memindex;
this->module = module;
sigmap.set(module);
sig_to_mux.clear();
conditions_logic_cache.clear();
std::map<std::string, std::pair<std::vector<RTLIL::Cell*>, std::vector<RTLIL::Cell*>>> memindex;
sigmap_xmux = sigmap;
for (auto cell : module->cells())
{

2
passes/opt/opt_expr.cc
View File

@ -31,7 +31,7 @@ PRIVATE_NAMESPACE_BEGIN
bool did_something;
void replace_undriven(RTLIL::Module *module, const CellTypes& ct)
void replace_undriven(RTLIL::Module *module, const CellTypes &ct)
{
SigMap sigmap(module);
SigPool driven_signals;