riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

simlib.v: Add x-output tag 

Also a few extra cell help texts.
This commit is contained in:
Krystine Sherwin 2024-09-06 15:36:42 +12:00
parent ce6a7fe4fc
commit 4d84d7e69f
No known key found for this signature in database
1 changed files with 23 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

33
techlibs/common/simlib.v
View File

@ -526,7 +526,13 @@ endgenerate
endmodule endmodule
// -------------------------------------------------------- // --------------------------------------------------------
//* ver 2
//* title Indexed part-select
//* group binary //* group binary
//* tags x-output
//- Same as the `$shift` cell, but fills with 'x'.
//-
module \$shift (A, B, Y); module \$shift (A, B, Y);
@ -559,7 +565,13 @@ endgenerate
endmodule endmodule
// -------------------------------------------------------- // --------------------------------------------------------
//* ver 2
//* title Variable shifter
//* group binary //* group binary
//- Performs a right logical shift if the second operand is positive (or
//- unsigned), and a left logical shift if it is negative.
//-
module \$shiftx (A, B, Y); module \$shiftx (A, B, Y);
@ -1204,12 +1216,12 @@ endmodule
// -------------------------------------------------------- // --------------------------------------------------------
// |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---| //* ver 2
//- //* title Divider
//- $div (A, B, Y)
//* group binary //* group binary
//- //* tags x-output
//- Division with truncated result (rounded towards 0). //- This corresponds to the Verilog '/' operator, performing division and
//- truncating the result (rounding towards 0).
//- //-
module \$div (A, B, Y); module \$div (A, B, Y);
@ -1235,12 +1247,12 @@ endmodule
// -------------------------------------------------------- // --------------------------------------------------------
// |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---| //* ver 2
//- //* title Modulo
//- $mod (A, B, Y)
//* group binary //* group binary
//- //* tags x-output
//- Modulo/remainder of division with truncated result (rounded towards 0). //- This corresponds to the Verilog '%' operator, giving the module (or
//- remainder) of division and truncating the result (rounding towards 0).
//- //-
//- Invariant: $div(A, B) * B + $mod(A, B) == A //- Invariant: $div(A, B) * B + $mod(A, B) == A
//- //-
@ -1561,6 +1573,7 @@ endmodule
// -------------------------------------------------------- // --------------------------------------------------------
//* group mux //* group mux
//* tags x-output
module \$pmux (A, B, S, Y); module \$pmux (A, B, S, Y);