riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

equiv_simple: Take FFs into account for driver map 

This fixes an issue introduced in commit 26644ea due to which flip-flops
are inadvertently ignored when building up driver map. The mentioned
commit wasn't without functional change after all.
This commit is contained in:
Martin Povišer 2024-02-21 12:03:37 +01:00
parent d5934357f3
commit 4c96546717
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
passes/equiv/equiv_simple.cc
View File

@ -339,6 +339,8 @@ struct EquivSimplePass : public Pass {
CellTypes ct; CellTypes ct;
ct.setup_internals(); ct.setup_internals();
ct.setup_stdcells(); ct.setup_stdcells();
ct.setup_internals_ff();
ct.setup_stdcells_mem();
for (auto module : design->selected_modules()) for (auto module : design->selected_modules())
{ {