riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Improved verilog parser errors

This commit is contained in:
Clifford Wolf 2016-08-25 11:44:25 +02:00
parent ad56ad44c3
commit 4be4969bae
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
frontends/verilog/verilog_parser.y
View File

@ -135,6 +135,9 @@ static void free_attr(std::map<std::string, AstNode*> *al)
%left OP_POW %left OP_POW
%right UNARY_OPS %right UNARY_OPS
%define parse.error verbose
%define parse.lac full
%expect 2 %expect 2
%debug %debug