riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed segfault on invalid verilog constant 1'b_

This commit is contained in:
Clifford Wolf 2015-09-22 08:13:09 +02:00
parent 405cf67b64
commit 4b8200eb49
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
frontends/verilog/const2ast.cc
View File

@ -122,7 +122,7 @@ static void my_strtobin(std::vector<RTLIL::State> &data, const char *str, int le
} }
int len = GetSize(data); int len = GetSize(data);
RTLIL::State msb = data.back(); RTLIL::State msb = data.empty() ? RTLIL::S0 : data.back();
if (len_in_bits < 0) { if (len_in_bits < 0) {
if (len < 32) if (len < 32)