riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Add citation

This commit is contained in:
Eddie Hung 2019-11-26 22:51:16 -08:00
parent 2105ae176a
commit 4a0198128e
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
tests/arch/xilinx/dsp_fastfir.ys
View File

@ -1,4 +1,5 @@
read_verilog <<EOT read_verilog <<EOT
// Citation https://github.com/ZipCPU/dspfilters/blob/master/rtl/fastfir.v
module fastfir_dynamictaps(i_clk, i_reset, i_tap_wr, i_tap, i_ce, i_sample, o_result); module fastfir_dynamictaps(i_clk, i_reset, i_tap_wr, i_tap, i_ce, i_sample, o_result);
wire [30:0] _00_; wire [30:0] _00_;
wire [23:0] _01_; wire [23:0] _01_;