riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed "flatten" for non-pre-derived modules

This commit is contained in:
Clifford Wolf 2015-02-21 15:01:13 +01:00
parent 1f6737f08f
commit 49dd9c713f
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
passes/techmap/techmap.cc
View File

@ -1088,7 +1088,7 @@ struct FlattenPass : public Pass {
if (worker.techmap_module(design, top_mod, design, handled_cells, celltypeMap, false))
did_something = true;
} else {
for (auto mod : design->modules())
for (auto mod : vector<Module*>(design->modules()))
if (worker.techmap_module(design, mod, design, handled_cells, celltypeMap, false))
did_something = true;
}
@ -1098,7 +1098,7 @@ struct FlattenPass : public Pass {
if (top_mod != NULL) {
dict<RTLIL::IdString, RTLIL::Module*> new_modules;
for (auto mod : design->modules())
for (auto mod : vector<Module*>(design->modules()))
if (mod == top_mod || mod->get_bool_attribute("\\blackbox")) {
new_modules[mod->name] = mod;
} else {