riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Replace GNU specific invocation of basename(1) with the equivalent 

POSIX one. The tests now complete on BSD as well as GNU/Linux.
This commit is contained in:
Lloyd Parkes 2022-10-23 11:02:18 +13:00
parent 32808b26c6
commit 49945ab1c2
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
tests/sim/run-test.sh
View File

@ -3,7 +3,7 @@ set -eu
source ../gen-tests-makefile.sh source ../gen-tests-makefile.sh
echo "Generate FST for sim models" echo "Generate FST for sim models"
find tb/* -name tb*.v | while read name; do find tb/* -name tb*.v | while read name; do
test_name=$(basename -s .v $name) test_name=$(basename $name .v)
echo "Test $test_name" echo "Test $test_name"
verilog_name=${test_name:3}.v verilog_name=${test_name:3}.v
iverilog -o tb/$test_name.out $name $verilog_name iverilog -o tb/$test_name.out $name $verilog_name