riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

sim - error when memrd and memwr detected

This commit is contained in:
Miodrag Milanovic 2020-06-29 10:33:39 +02:00
parent b822beb1b2
commit 48b6d3272c
1 changed files with 4 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
passes/sat/sim.cc
View File

@ -163,7 +163,10 @@ struct SimInstance
mem_database[cell] = mem;
}
if (cell->type.in(ID($memwr),ID($memrd)))
{
log_error("$memrd and $memwr cells have to be merged to stand-alone $mem cells (execute memory_collect pass)\n");
}
if (cell->type.in(ID($assert), ID($cover), ID($assume))) {
formal_database.insert(cell);
}