riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fix latches.ys test

This commit is contained in:
SergeyDegtyar 2019-09-10 08:36:59 +03:00 committed by Miodrag Milanovic
parent 6331fa5b02
commit 489444bcba
1 changed files with 3 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
tests/xilinx/latches.ys
View File

@ -11,10 +11,9 @@ design -load postopt # load the post-opt design (otherwise equiv_opt loads the p
design -load read
synth_xilinx
#cd top
flatten
cd top
select -assert-count 1 t:LUT1
select -assert-count 2 t:LUT3
select -assert-count 3 t:$_DLATCH_P_
#ERROR: Assertion failed: selection is not empty: t:LUT1 t:LUT3 t:$_DLATCH_P_ %% t:* %D
#select -assert-none t:LUT1 t:LUT3 t:$_DLATCH_P_ %% t:* %D
select -assert-none t:LUT1 t:LUT3 t:$_DLATCH_P_ %% t:* %D