riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

unextend only used in init

This commit is contained in:
Eddie Hung 2019-09-25 14:05:59 -07:00
parent 53ea5daa42
commit 486dd7c483
1 changed files with 1 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
passes/pmgen/ice40_dsp.pmg
View File

@ -1,6 +1,5 @@
pattern ice40_dsp pattern ice40_dsp
udata <std::function<SigSpec(const SigSpec&)>> unextend
state <SigBit> clock state <SigBit> clock
state <bool> clock_pol cd_signed o_lo state <bool> clock_pol cd_signed o_lo
state <SigSpec> sigA sigB sigCD sigH sigO state <SigSpec> sigA sigB sigCD sigH sigO
@ -28,7 +27,7 @@ match mul
endmatch endmatch
code sigA sigB sigH code sigA sigB sigH
unextend = [](const SigSpec &sig) { auto unextend = [](const SigSpec &sig) {
int i; int i;
for (i = GetSize(sig)-1; i > 0; i--) for (i = GetSize(sig)-1; i > 0; i--)
if (sig[i] != sig[i-1]) if (sig[i] != sig[i-1])