riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Bugfix in bram read-enable code

This commit is contained in:
Clifford Wolf 2015-09-25 14:22:33 +02:00
parent f9d7df0869
commit 4864736167
1 changed files with 5 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
passes/memory/memory_bram.cc
View File

@ -859,8 +859,11 @@ grow_read_ports:;
if (pi.enable) if (pi.enable)
{ {
SigSpec sig_en = pi.sig_en; SigSpec sig_en = pi.sig_en;
sig_en.extend_u0((grid_d+1) * pi.enable);
sig_en = sig_en.extract(grid_d * pi.enable, pi.enable); if (pi.wrmode == 1) {
sig_en.extend_u0((grid_d+1) * pi.enable);
sig_en = sig_en.extract(grid_d * pi.enable, pi.enable);
}
if (!addr_ok.empty()) if (!addr_ok.empty())
sig_en = module->Mux(NEW_ID, SigSpec(0, GetSize(sig_en)), sig_en, addr_ok); sig_en = module->Mux(NEW_ID, SigSpec(0, GetSize(sig_en)), sig_en, addr_ok);