riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

aiger: -xaiger to parse initial state back into (* init *) on Q wire

This commit is contained in:
Eddie Hung 2020-04-13 13:11:25 -07:00
parent 77f3abcdc3
commit 483a190c1b
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
frontends/aiger/aigerparse.cc
View File

@ -802,7 +802,8 @@ void AigerReader::post_process()
ff->setPort(ID::C, r.first->second); ff->setPort(ID::C, r.first->second);
ff->setPort(ID::D, d); ff->setPort(ID::D, d);
ff->setPort(ID::Q, q); ff->setPort(ID::Q, q);
ff->attributes[ID::abc9_init] = initial_state[i]; log_assert(GetSize(q) == 1);
q->attributes[ID::init] = initial_state[i];
} }
dict<RTLIL::IdString, std::pair<int,int>> wideports_cache; dict<RTLIL::IdString, std::pair<int,int>> wideports_cache;