riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Docs: Test $alu with v2 help format

This commit is contained in:
Krystine Sherwin 2024-04-09 16:13:10 +12:00
parent 600149a824
commit 4662476ec8
No known key found for this signature in database
1 changed files with 3 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
techlibs/common/simlib.v
View File

@ -621,15 +621,12 @@ endmodule
// -------------------------------------------------------- // --------------------------------------------------------
// |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---| //* ver 2
//- //* short_desc Arithmetic logic unit
//- $alu (A, B, CI, BI, X, Y, CO)
//-
//- Arithmetic logic unit.
//- A building block supporting both binary addition/subtraction operations, and //- A building block supporting both binary addition/subtraction operations, and
//- indirectly, comparison operations. //- indirectly, comparison operations.
//- Typically created by the `alumacc` pass, which transforms: //- Typically created by the `alumacc` pass, which transforms:
//- $add, $sub, $lt, $le, $ge, $gt, $eq, $eqx, $ne, $nex //- $add, $sub, $lt, $le, $ge, $gt, $eq, $eqx, $ne, $nex
//- cells into this $alu cell. //- cells into this $alu cell.
//- //-
module \$alu (A, B, CI, BI, X, Y, CO); module \$alu (A, B, CI, BI, X, Y, CO);