riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Added GP_DFF INIT parameter

This commit is contained in:
Clifford Wolf 2016-03-23 08:12:54 +01:00
parent 4f2ea221dc
commit 456c10f16e
2 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/greenpak4/cells_sim.v
View File

@ -1,4 +1,6 @@
module GP_DFF(input D, CLK, nRSTZ, nSETZ, output reg Q); module GP_DFF(input D, CLK, nRSTZ, nSETZ, output reg Q);
parameter [0:0] INIT = 1'bx;
initial Q = INIT;
always @(posedge CLK, negedge nRSTZ, negedge nSETZ) begin always @(posedge CLK, negedge nRSTZ, negedge nSETZ) begin
if (!nRSTZ) if (!nRSTZ)
Q <= 1'b0; Q <= 1'b0;

2
techlibs/greenpak4/synth_greenpak4.cc
View File

@ -98,6 +98,7 @@ struct SynthGreenPAK4Pass : public Pass {
log("\n"); log("\n");
log(" map_cells:\n"); log(" map_cells:\n");
log(" techmap -map +/greenpak4/cells_map.v\n"); log(" techmap -map +/greenpak4/cells_map.v\n");
log(" dffinit -ff GP_DFF Q INIT\n");
log(" clean\n"); log(" clean\n");
log("\n"); log("\n");
log(" check:\n"); log(" check:\n");
@ -205,6 +206,7 @@ struct SynthGreenPAK4Pass : public Pass {
if (check_label(active, run_from, run_to, "map_cells")) if (check_label(active, run_from, run_to, "map_cells"))
{ {
Pass::call(design, "techmap -map +/greenpak4/cells_map.v"); Pass::call(design, "techmap -map +/greenpak4/cells_map.v");
Pass::call(design, "dffinit -ff GP_DFF Q INIT");
Pass::call(design, "clean"); Pass::call(design, "clean");
} }