riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fix SMT2 handling of initstate in sub-modules

This commit is contained in:
Clifford Wolf 2017-10-29 13:21:20 +01:00
parent c238f45ecf
commit 455c1c9d97
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
backends/smt2/smt2.cc
View File

@ -811,6 +811,9 @@ struct Smt2Worker
Module *m = module->design->module(cell->type); Module *m = module->design->module(cell->type);
log_assert(m != nullptr); log_assert(m != nullptr);
hier.push_back(stringf(" (= (|%s_is| state) (|%s_is| %s))\n",
get_id(module), get_id(cell->type), cell_state.c_str()));
for (auto &conn : cell->connections()) for (auto &conn : cell->connections())
{ {
Wire *w = m->wire(conn.first); Wire *w = m->wire(conn.first);