riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

machxo2: Add add_sub test. Fix tests to include FACADE_IO primitives.

This commit is contained in:
William D. Jones 2020-11-26 21:58:20 -05:00 committed by Marcelina Kościelnicka
parent 597a54dbd0
commit 453904dd00
3 changed files with 11 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
tests/arch/machxo2/add_sub.ys Normal file
View File

@ -0,0 +1,8 @@
read_verilog ../common/add_sub.v
hierarchy -top top
proc
equiv_opt -assert -map +/machxo2/cells_sim.v synth_machxo2 # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd top # Constrain all select calls below inside the top module
select -assert-count 10 t:LUT4
select -assert-none t:LUT4 t:FACADE_IO %% t:* %D

4
tests/arch/machxo2/dffs.ys
View File

@ -7,7 +7,7 @@ equiv_opt -assert -map +/machxo2/cells_sim.v synth_machxo2 # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design) design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd dff # Constrain all select calls below inside the top module cd dff # Constrain all select calls below inside the top module
select -assert-count 1 t:FACADE_FF select -assert-count 1 t:FACADE_FF
select -assert-none t:FACADE_FF %% t:* %D select -assert-none t:FACADE_FF t:FACADE_IO %% t:* %D
design -load read design -load read
hierarchy -top dffe hierarchy -top dffe
@ -16,4 +16,4 @@ equiv_opt -assert -map +/machxo2/cells_sim.v synth_machxo2 # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design) design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd dffe # Constrain all select calls below inside the top module cd dffe # Constrain all select calls below inside the top module
select -assert-count 2 t:FACADE_FF t:LUT4 select -assert-count 2 t:FACADE_FF t:LUT4
select -assert-none t:FACADE_FF t:LUT4 %% t:* %D select -assert-none t:FACADE_FF t:LUT4 t:FACADE_IO %% t:* %D

2
tests/arch/machxo2/logic.ys
View File

@ -5,4 +5,4 @@ equiv_opt -assert -map +/machxo2/cells_sim.v synth_machxo2 # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design) design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd top # Constrain all select calls below inside the top module cd top # Constrain all select calls below inside the top module
select -assert-count 9 t:LUT4 select -assert-count 9 t:LUT4
select -assert-none t:LUT4 %% t:* %D select -assert-none t:LUT4 t:FACADE_IO %% t:* %D