riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Update commented out

This commit is contained in:
Eddie Hung 2019-08-30 15:01:38 -07:00
parent d508dc2906
commit 44a35015b3
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
passes/pmgen/xilinx_dsp.cc
View File

@ -104,7 +104,7 @@ void pack_xilinx_dsp(dict<SigBit, Cell*> &bit_to_driver, xilinx_dsp_pm &pm)
if (st.ffP->type == "$dff") if (st.ffP->type == "$dff")
cell->setPort("\\CEM", State::S1); cell->setPort("\\CEM", State::S1);
//else if (st.ffP->type == "$dffe") //else if (st.ffP->type == "$dffe")
// cell->setPort("\\CEP", st.ffP->getPort("\\EN")); // cell->setPort("\\CEM", st.ffM->getPort("\\EN"));
else log_abort(); else log_abort();
} }
if (st.ffP) { if (st.ffP) {